

# Use Cases of Roofline Analysis

#### **Charlene Yang @NERSC**





## Use Case 1: BerkeleyGW











### **Material Science/Chemistry at Exascale**









Mat. Sci & Chem apps like VASP, Quantum ESPRESSO, NWChem, GAMESS, QMCPACK, BerkeleyGW, and CP2K are some of the most heavily used apps at DOE facilities.

They are being used to design and understand the fundamental components of **Quantum Computers, Solar Cells, OLEDs, Batteries, Catalysts, Bio-Energy, Semiconductors, Sensors, Hydrogen Storage, Carbon Sequestration** 





## • A massively parallel package for GW calculations

- Sits on top of DFT codes
- Studies Excited-State properties of materials
  - Photovoltaics
  - LEDs

**BerkeleyGW** 

- Quantum Computers
- Junctions / Interfaces
- Defect Energy Levels











### Sigma-GPP



#### **Pseudo Code**

do n1 = 1, nbands	<b>n'</b> e.g. 2763
do igp = 1, ngpown	<mark>G'</mark> e.g. 6633
<mark>do</mark> ig = 1, ncouls	<mark>G</mark> e.g. 26529
do iw = 1, nw	<b>E</b> e.g. 3
compute: 1.	mixed data types
	e.g. complex double, double, integer
2.	various memory access patterns
	e.g. (ig,igp)(ig,n1)(igp,n1)(iw,n1)(n1)
3.	complex number divisions
4.	nw is very small, will be unrolled
reduction: 1.	complex numbers
2.	all top 3 loops, billions of iterations







### **Optimization Path**

#### 9 Steps:

- 1. Collapse n', G', and G loops
- 2. Bring n' loop in; collapse only G' and G
- 3. Adjust threadblock size
- 4. Reduce branching; pull iw loop outside
- 5. Swap indices to suite parallelisation
- 6. Simplify code
- 7. Replace div. with rcp. and mul.
- 8. Replace abs with power of 2
- 9. Cache blocking

!\$ACC I	PARALLEL LOOP REDUCTION (+:	)
do n1 =	= 1, nbands	
do i	igp = 1, ngpown	
c	lo ig = 1, ncouls	
	do iw = 1, nw	
	compute and reduction	







Collapse the first 3 loops to gain parallelism

```
!$ACC PARALLEL LOOP COLLAPSE(3) REDUCTION(+: )
do n1 = 1, nbands
    do igp = 1, ngpown
    do ig = 1, ncouls
        do iw = 1, nw #unrolled
        compute and reduction
```

	TFLOPs	Time (sec)	TFLOP/s
v1.collapse3	3.71	1.63	2.27





### V2. More Compute Per Thread



• Move n' loop in, and collapse the first 2 loops

	TFLOPs	Time	TFLOP/s
v1.collapse3	3.71	1.63 🔶	2.27
v2.collapse2	3.71	1.73	2.15





### V2. More Compute Per Thread



- L2/HBM AI increases! •
- Very low occupancy •
  - 8 warps per SM
  - **Register count at 186**
- V100 OGBIS  $10^{4}$ FMA: 7068.9 GFLOP/s Performance [GFLOP/sec] No-FMA: 3535.8 GFLOP/s Ъ 2396.3 CB 18<sup>11,828,8</sup>68<sup>1</sup> 10<sup>3</sup> L1 о Need more warps to hide latency! L2 v1.collapse3 HBM v2.collapse2 Δ 10°  $10^{1}$ 10<sup>2</sup> Arithmetic Intensity [FLOPs/Byte]
- Active Warps Per Scheduler [warp] Instructions Per Active Issue Slot [inst/cycle] 2.00 Eligible Warps Per Scheduler [warp] No Eligible [%] 0.35 70.01 0.30 One or More Eligible [%] Issued Warp Per Scheduler 29.99



•



### **V3. Increase Threadblock Size**



• Force threadblock size to be 512, instead of the default 128

!\$ACC PARALLEL LOOP COLLAPSE(2) VECTOR LENGTH(512) REDUCTION(+: )

Register spills but performance may not be bad!

0 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads
ptxas info : Used 186 registers, 624 bytes cmem[0], 32 bytes cmem[2]

104 bytes stack frame, 188 bytes spill stores, 168 bytes spill loads ptxas info : Used 128 registers, 624 bytes cmem[0], 32 bytes cmem[2]





### V3. Increase Threadblock Size



More bandwidth bound now but • V100 336.0 6815  $10^{4}$ latency hiding is successful! FMA: 7068.9 GFLOP/s Performance [GFLOP/sec] No-FMA: 3535.8 GFLOP/s 3 1<sub>2</sub> **TFLOPs** Time TFLOP/s HBM:978,96815 10<sup>3</sup> 3.71 1.73 2.15 v2.collapse2 v1.collapse3 0 L1 L2 v2.collapse2 v3.vector512 3.71 1.40 2.65 Δ HBM v3.vector512 10<sup>0</sup> 10<sup>1</sup>  $10^{2}$ Arithmetic Intensity [FLOPs/Byte]

Active Warps Per Scheduler [warp]4.00Instructions Per Active Issue Slot [inst/cycle]1Eligible Warps Per Scheduler [warp]0.67No Eligible [%]58.21Issued Warp Per Scheduler0.42One or More Eligible [%]41.79





### V4. Reduce Branching



• Bring iw loop outside of the kernel

```
do iw = 1, nw  #reduce branching
!$ACC PARALLEL LOOP COLLAPSE(2) VECTOR_LENGTH(512) REDUCTION(+: )
do igp = 1, ngpown
    do ig = 1, ncouls
        do n1 = 1, nbands #unrolled
        compute and reduction
```

Fewer variables to be reduced -> lower register pressure

0 bytes stack frame, 0 bytes spill stores, 0 bytes spill loads ptxas info : Used 122 registers, 600 bytes cmem[0], 32 bytes cmem[2]





### **V4. Reduce Branching**



Aggregated data for all kernels

Office of

Science







do iw = 1, nw
<b>!\$ACC PARALLEL LOOP</b>
<pre>do igp = 1, ngpown</pre>
<pre>do ig = 1, ncouls</pre>
do $n1 = 1$ , nbands
<pre>wx_array(iw,n1) to (n1,iw)</pre>

	TFLOPs		TFLOP/s	
v4.iwoutside	3.52	1.17	3.00	
v5.swapindices	3.52	1.16	3.03	







### V6. Simplify Code



BERKELEY LA

- Fewer instructions -> less work
  - Pull repeated instructions outside the loop
  - Use temporary variables to hold intermediate values for reuse
- Less branches -> better programming
  - 3 branches is more than 1 branch worse than 2 branches!

	TFLOPs	Time	TFLOP/s
v5.swapindices	3.52	1.16	3.03
v6.simplify	3.30	1.10	3.00

Office of

Science





### **V7. Replace Divides**

- Replace (complex) div. with (double) rcp. and (complex) mul.
- Lower instruction count: 40%
- More bandwidth bound now!

	TFLOPs	Time	TFLOP/s
v6.simplify	3.30	1.10	3.00
v7.divs	2.09	0.66	3.18









#### Can be confirmed by Nsight Compute profiles







### V8. Replace abs(x) with x\*\*2



complex(DP) ssx
if (abs(ssx) .le. ssxcutoff) then

	rea	al(DP) ssxp	ower			
7	if	(ssxpower	.le.	ssxcutoff	**2)	then

• sqrt(complex) vs power of 2

Causing pipeline to wait

	TFLOPs	Time	TFLOP/s
v7.divs	2.09	0.66	3.18
v8.abs	1.99 🚽	0.62	3.23









#### **Before:**

- Wait: warp stalled waiting on a fixed latency execution dependency

	# Source	Sampling Data (All) Sampling Data	(Not Issued)	Instructions Executed	Predicated-On T 🛎
30	3 rden = 1D0 / rden	31,172	17,748	857,269,170	
30	<pre>ssx = -Omega2 * conjg(cden) * rden * delw</pre>	44,670	27,041	1,200,176,838	
31	)! ssx = -Omega2 * delw / cden	0	0		
31	L endif	0	0		
31	2 upd1 - 0.000		0		
31	<pre>3</pre>	467,330	225,479	10,351,659,971	
314	upul = vcoulxocc * ssx * matngmatmgp	Intel Sample Count: 467330	90,3 <mark>3</mark> 6	2,300,832,000	
31	5 endif	Dispatch Stall: 10296 ( 2.2%)	Ø		
31	5! if (abs(ssx) .gt. ssxcutoff .and. wxt .lt. 0.0d0) then	Imc Miss: 59 ( 0.0%) Math Pipe Throttle: 92769 (19.9%)	0		
31	7 ! upd1 = 0.0d0	Misc: 518 ( 0.1%)	0		
31	3! else	No Instructions: 25849 ( 5.5%) Not Selected: 42378 ( 9.1%)	0		
31	9! upd1 = vcoulxocc * ssx * matngmatmgp	Selected: 67326 (14,4%)	0		
32	0! end if	Wait: 217938 (46.6%)	0		
32	upd2 = vcoulx * sch * matngmatmgp * 0.5d0	186,963	98,916	2,684,304,000	
32	2 ssx_array_3 = ssx_array_3 + upd1	46,678	25,214	766,944,000	
32	sch_array_3 = sch_array_3 + upd2	47,767	24,797	766,944,000	
324	enddo ! loop over n1_loc	0	0		
32	5 enddo ! loop over g	125,175	109,449	149,675,164	





### V8. Replace abs(x) with x\*\*2



#### After:

#### - Wait: 46.6% -> 23.7%

	t Source	Sampling Data (All) Sampling Data	(Not Issued)	Instructions Executed	Predicated-On Thread Ir 📥
30	wdiff = -Omega2 * conjg(cden)	16,491	10,128	342,907,668	
31	ssx = rden * delw * wdiff	23,965	14,655	685,815,336	
31:	.! ssx = -Omega2 * delw / cden	0	0		
31	endif	0	0		
313	upd1 = 0.0d0	0	0		
314	rden – ssx * conjg(ssx)	50,014	28,089	766,944,000	2
31	if (rden .le. ssxcutoff .or. wxt .ge. 0.0d0) then	45,380	25,259	1,150,416,000	3
31	upd1 - vcoulxocc * ssx * matngmatmop	Topi Sample Court 45380	111,372	2,300,832,000	
31	endif	Dispatch Stall: 929 ( 2.0%)	0		
31	! if (abs(ssx) .gt. ssxcutoff .and. wxt .lt. 0.0d0) then	Math Pipe Throttle: 19231 (42.4%) Misc: 37 ( 0.1%)	0		
319	!! upd1 = 0.0d0	Not Selected: 6591 (14.5%)	0		
32	l else	Selected: 7853 (17.5%) Wait: 10739 (23.7%)	0		
32:	.! upd1 = vcoulxocc * ssx * matngmatmgp	0	0		
32	!! end if	0	0		
32	upd2 = vcoulx * sch * matngmatmgp * 0.5d0	232,746	141, <mark>5</mark> 86	3,067,776,000	
324	ssx_array_3 = ssx_array_3 + upd1	27,603	12,011	766,944,000	
32	sch_array_3 = sch_array_3 + upd2	79,874	45,706	766,944,000	2
32	enddo ! loop over n1_loc	0	0		





### **V9. Cache Blocking**



- Non-coalesced memory access for agsntemp
- Causing Long Scoreboard Warp State
  - Warp stalled waiting for L1TEX (local, global, surface, tex) memory operation

#	Source	Sampling Data (All)	Sampling Data (Not Issued)	Instructions Executed	Predicated-On Thread 🛎
282	<pre>vcoulx = vcoul_loc(my_igp)</pre>	106	19	2,876,040	
283	!\$ACC LOOP SEQ	0	0		
284	<pre>do n1_loc = 1, ntband_dist</pre>	55,775	16,601	3,464,669,589	1
285	<pre>aqsmconj = conjg(aqsmtemp_local(n1_loc,my_igp))</pre>	107,542	32,579	4,604,540,040	1
286	<pre>matngmatmgp = aqsmconj * aqsntemp(ig,n1_loc)</pre>	1,261,414	907,564	3,067,776,000	
287	VCOULXOCC = VCOULX + VCC_array(Hi_LOC)	86,74	Total Sample Count: 90756	64 4,304,000	
288	<pre>wxt = wx_array_t(n1_loc,iw)</pre>	79,604	Dispatch Stall: 571 ( 0.1%)	4,304,000	
289	wdiff = wxt - wtilde	44,174	Inc Miss: 28 ( 0.0%)	0,416,000	
290	wdiffr = wdiff*conjg(wdiff)	56,809	Long Scoreboard: 852075	(93.9%) 5,944,000	
291	rden = 1d0 / wdiffr	239,665	Misc: 52 ( 0.0%)	8,192,000	
292	<pre>delw = wtilde*conjg(wdiff)*rden</pre>	196,6 <mark>81</mark>	No Instructions: 7 ( 0.0%) Wait: 39717 ( 4.4%)	4,304,000	
293	! delw = wtilde / wdiff	0	Walt: 55717 (4:476)		
294	delwr = delw <b>∗conjg(delw</b> )	64,322	42,701	766,944,000	
295	sch = 0.0d0	0	0		
296	ssx = 0.0d0	0	0		
297	<pre>if (wdiffr.gt.limittwo .and. delwr.lt.limitone) then</pre>	64,705	43,075	766,944,000	
298	sch = delw * epsa	63,513	37,943	1,533,87 <mark>9,720</mark>	
299	cden = wxt**2 - wtilde2	22,067	10,628	767,419,200	







Office of

Science

do	ig	=	ig_	_blk,	ncouls,	ig_	blksize

	TFLOPs	Time	TFLOP/s
v8.abs	1.99	0.62	3.23
v9.block	2.00	0.57	3.50



#### • Break loops into chunks and reuse data across threadblocks

• Increase L2 hit rate

### **V9. Cache Blocking**



### **V9. Cache Blocking**



#### • Less Long Scoreboard samples and higher L2/L1 hit rate

288	<pre>do n1_loc = n1loc_blk, ntband_dist, n1loc_blksize</pre>	109, <mark>008</mark>	50, <mark>326</mark> 3,0 <u>15,710,080</u>	96,2
289	<pre>aqsmconj = conjg(aqsmtemp_local(n1_loc,my_igp))</pre>	106,385	34,8 <mark>99</mark> 3,080,417,280	98,3
290	<pre>matngmatmgp = aqsmconj * aqsntemp(ig,n1_loc)</pre>	464,140	301,148 3,075,808,000	98,1
291	<pre>vcoulxocc = vcoulx * occ_array(n1_loc)</pre>	62,288	28 Total Sample Count: 301148	49,0
292	<pre>wxt = wx_array_t(n1_loc,iw)</pre>	127,094	32 Dispatch Stall: 1057 ( 0.4%)	147,2
293	wdiff = wxt - wtilde	95,442	56 Inc Miss: 12 ( 0.0%)	24,5
294	wdiffr = wdiff*conjg(wdiff)	139 <mark>,2</mark> 57	79 Long Scoreboard: 222222 (73.8%)	24,5
295	rden = 1d0 / wdiffr	307,221	170 Mio Throttle: 3 ( 0.0%)	147,2
296	<pre>delw = wtilde*conjg(wdiff)*rden</pre>	204,412	121 Misc: 75 ( 0.0%)	85,8
297 ! delw = w	tilde / wdiff	0	Wait: 51369 (17.1%)	
298	delwr = delw <b>∗conjg(delw</b> )	82,954	51, <mark>381</mark> 768,952,000	24,5

Memory Workload Analysis		م					
Detailed analysis of the memory resources of the GPU. Memory can become a limiting factor for the overall kernel performance when fully utilizing the involved hardware units (Mem Busy), exhausting the available communication bandwidth between those units (Max Bandwidth), or by reaching the maximum throughput of issuing memory instructions (Mem Pipes Busy).							
Memory Throughput [Gbyte/second]	131.85 (-78.99%) Nom Busy [%]	31.10 (+29.96%)					
L1 Hit Rate [%]	71.38 (+27.27%) Max Bandwidth [%]	28.44 (-59.32%)					
L2 Hit Rate [%]	88.89 (+3272.88%) Men Pipes Busy [%]	12.84 (+59.44%)					





### Summary



#### 9 Steps to Optimize Sigma-GPP

- 1. Collapse n', G', and G loops
- 2. Bring n' loop in; collapse only G' and G
- 3. Adjust threadblock size
- 4. Reduce branching; pull iw loop outside
- 5. Swap indices to suite parallelisation
- 6. Simplify code
- 7. Replace div. with rcp. and mul.
- 8. Replace abs with power of 2
- 9. Cache blocking

!\$ACC	PARALLEL LOOP REDUCTION (+:	)		
do n1	= 1, nbands			
do igp = 1, ngpown				
	<pre>do ig = 1, ncouls</pre>			
	do $iw = 1$ , $nw$			
	compute and reduction			







- Code is still bandwidth and latency bound
  - shared memory
  - lower register count
  - improve FMA ratio
  - Together with profilers, Roofline provides the complete solution for your performance analysis and optimization needs!







## Use Case 2: conv2d from TensorFlow











### conv2d from TensorFlow







#### exec\_op:

- forward pass -- conv in 2D
- backward pass -- conv + derivative
- calibrate -- tensor generation

```
#choose operation depending on pass
if pass=="forward":
    with tf.device(gpu_dev):
    exec_op = output_result
elif pass=="backward":
    with tf.device(gpu_dev):
    opt = tf.train.Gradient\
        DescentOptimizer(0.5)
    exec_op = opt.compute\
        _gradients(output_result)
elif pass=="calibrate":
    with tf.device(gpu_dev):
    exec_op = input_image
```

#generate random input tensor

Office of Science

```
input_image = tf.random_uniform(shape=input_size, minval=0., maxval=1., dtype=dtype)
#create network
```

output\_result = conv2d(input\_image, 'NHWC', kernel\_size, stride\_size, dtype)



### conv2d from TensorFlow



- TensorFlow autotuning mechanism
- Split the loop into 'warm-up' and 'measurement'
  - 5 iters and 20 iters
- pyc.driver from PyCUDA
  - need to launch nvprof with

--profile-from-start off

```
with tf.Session(config=...) as sess:
    ...
#warm-up
for i in range(n_warm):
    result = sess.run(exec_op)
#measurement
    pyc.driver.start_profiler()
for i in range(n_iter):
        result = sess.run(exec_op)
    pyc.driver.stop_profiler()
```







- Each TensorFlow kernel translates to a series of subkernels
  - padding, shuffling, data conversion, etc
- TensorFlow based on heuristics decides what subkernels to call
- cuDNN also has some algorithm selection mechanism
- We INCLUDE the housekeeping subkernels in our measurements, but EXCLUDE the autotuning subkernels





### conv2d from TensorFlow



**subkernels** 

is FP16

- Our FLOP count comes from flop\_count\_sp, flop\_count\_hp, tensor\_preci\_io\_\_\_\_u\_utilization
- Byte count and run time are the sum of t

#### **CAVEATS:**

- Housekeeping subkernels may run in FP32
- TensorFlow may execute computation in FP3
   when input is FP16
- Very coarse quantization for tensor\_precision\_fu\_utilization
  - 0-10 integer range, 0 maps to 0 TFLOP/s and 10 maps to 125 TFLOP/s







- Batch Size 16, 32 and 64, forward pass
- Same underlying algorithm
  - $\rightarrow$  should be same performance<sup>105</sup>
- But, housekeeping kernels
   are mostly bandwidth bound
- One reason TF applications are not reaching peak

Office of

Science





- Batch Size 16, 32 and 64, backward pass
- Similar trend as forward pass
- But algorithm changes for FP32 at batch size 64, leading to slightly better performance

Office of

Science





- Number of Output Filters 64, 128, 256 and 512, forward pass
- Increasing intensity and performance
- Good L1 locality
- cuDNN uses shared mem







BERKELEY L

- Number of Output Filters 64, 128, 256 and 512, backward pass
- Almost reaching TC peak ST FP32 FMA peak FP32 #filters 64 Tensor Core (FP16): 125.0 TFLOP/s ٠ FP32 #filters 128 i) FP32 #filters 256 ?;. ?;. FP32 #filters 512 FP16 #filters 64 Ф HON ٠ FP16 #filters 128 FP16 #filters 256 /FMA (FP16): 28.3 TFLOP/s FP16 #filters 512 No-FMA (FP16): 14.1 TFLOP/s FMA (FP32): 14.1 TFLOP/s No-FMA (FP32): 7.1 TFLOP/s 10<sup>0</sup> 101 103  $10^{-1}$ 10<sup>2</sup>

Arithmetic Intensity [FLOP/Byte]





- Kernel Size 3x3, 7x7 and 9x9, forward pass
- Increasing intensity and performance
- Algorithm change at 9x9
  - wgrad to FFT

Office of

Science

- may not be efficient use of FFT kernels
- More robust autotuning





- Kernel Size 3x3, 7x7 and 9x9, backward pass
- TF decides to run in FP32
   even though both input and output are in FP16; Data
   needs to be converted
   back and forth
- Comply with dimension
  requirements

Office of

Science



## Summary













- We presented an effective methodology to collect machine and application data, and construct hierarchical Roofline on NVIDIA GPUs.
- Two use cases demonstrated the value of this methy ology and showed its ability to readily understand value of this methy ology and performance and performance bottlenecks
  - GPP from BerkeleyGW, and conv2d







- This material is based upon work supported by the Advanced Scientific Computing Research Program in the U.S. Department of Energy, Office of Science, under Award Number DE-AC02-05CH11231.
- This material is based upon work supported by the DOE RAPIDS SciDAC Institute.
- This research used resources of the National Energy Research Scientific Computing Center (NERSC), which is supported by the Office of Science of the U.S. Department of Energy under contract DE-AC02- 05CH11231.







### **Thank You**

Charlene Yang, <u>cjyang@lbl.gov</u> Sam Williams, <u>swwilliams@lbl.gov</u> Yunsong Wang, <u>yunsongwang@lbl.gov</u>



