
Performance-Related Activities at NERSC/CRD

















Charlene Yang
Application Performance Specialist
NERSC, LBNL





Activities at NERSC/CRD



Roofline performance model

- NESAP, vendor integration
- Performance portability, scaling trajectories
- Instruction Roofline, integer Roofline, mixed Precision
- ERT, energy Roofline, Roofline for FPGA

LDMS for mass performance data collection

- #SBATCH --profile=<tool>:<group>
- <tool> = vtune, likwid, ldms; <group> = flops, mem, bandwidth, ...

PAPI for Roofline

- #SBATCH --profile=timemory:roofline





Roofline Performance Model

















Roofline Performance Model




Sustainable performance is bound by

Arithmetic Intensity (AI) =

FLOPs / Bytes

- How did this come about?
 - → A CPU DRAM example







The Roofline Chronical



	2005 - 2011	2013 - 2016	2017 - 2019	Future
Research	 Developed foundations for the Roofline Model Applied to kernels using canonical flops and bytes 		 Developed performance counter Rooflines for CPUs and GPUs Roofline for Simulations and Machine Learning Incorporated VPU%, divides, integer operations 	 FPGAs, CGRAs, AI processors, Asymmetric memory hierarchies Horizontal data movement Effects of extreme heterogeneity
Prototype		 Created the ERT prototype for CPUs and GPUs Quantified CUDA UVM effects 	Collaboration with CRD, Intel and NVIDIA on hierarchical Roofline	 Integer/instruction/non-FP Rooflines Rooflines that serialize data transfers (vs. assume overlap) Integration with compilers/runtimes
Production			 Roofline model incorporated into Intel Advisor Installed at NERSC, LANL, etc 	 Roofline for GPUs (multiple vendors) Roofline for FPGAs/CGRAs Integer/instruction/non-FP Rooflines CISC/DL instructions





The Roofline People



Researchers...

- Sam Williams (Roofline Lead, LBL/CRD)
- Doug Doefler (LBL/NERSC)
- Khaled Ibrahim (LBL/CRD)
- Nan Ding (LBL/CRD)
- Yunsong Wang (LBL/NERSC)
- Jack Deslippe (LBL/NERSC)
- Lenny Oliker (RAPIDS deputy, LBL/CRD)
- Terry Ligocki (LBL/CRD)
- Brian Van Straalen (LBL/CRD)
- Aleksandar Ilic (INESC, Portugal)
- Diogo Marques (INESC, Portugal)

Vendors/Industry...

- Zakhar Matveev (Intel)
- Max Katz, Magnus Strengert (NVIDIA)
- Constantios Evangelinos (IBM)
- Protonu Basu (Facebook; formerly LBL/CRD)
- Linda Lo (Facebook; formerly U. Utah)
- David Patterson (Google, formerly UC Berkeley)








The Roofline Tree



Brings People Together

- NESAP
- · CRD
- Intel
- NVIDIA
- all HPCers







1. Roofline drives optimization NESAP

















Roofline Drives Optimization



The Roofline Model


- helps you identify the bottlenecks
- guides you through optimization
- tells you when to stop

An example:

NESAP for Cori - BerkeleyGW

(NERSC Exascale Scientific Application Program)

Haswell Roofline Optimization Path








Roofline Drives Optimization



Optimization Path for Kernel-C (Sigma):

- 1. Add OpenMP
- 2. Initial Vectorization
 - · loop reordering
 - conditional removal
- 3. Cache-Blocking
- 4. Improved Vectorization
 - · divides
- 5. Hyper-threading








Example 1: GPP, KNL, Cache Blocking





242 GFflop/s, **Bound by MCDRAM Bandwidth**

Most Flops in the main loop (O)


Read/Write 2MB of data per inner loop iteration
➤ No reuse of data in L1/L2, shown by overlapping points at MCDRAM bandwidth

BW Bound ➤ Increase MCDRAM AI by adding cache locality



Example 1: GPP, KNL, Cache Blocking





Cache blocking implemented to achieve L2 data reuse

3x Increase in MCDRAM AI

Performance increased from 242 to 287 GFlop/s (+18%)

Why not 3x Flops increase?
➤ Not BW bound any more, divide, shuffle and unpack instructions involved



T. Koskela, Z. Matveev, C. Yang, A. Adetokunbo, R. Belenov, P. Thierry, Z. Zhao, R. Gayatri, H. Shan, L. Oliker, J. Deslippe, R. Green, and S. Williams, A Novel Multi-Level Integrated Roofline Model Approach for Performance Characterization, ISC'2018 Research Paper, Jun 24-28 2018, Frankfurt





Example 1: GPP, V100, Hierarchical




Three experiments to study the effects of

- cache reuse (varying nw from 1 to 6)
- instruction mix (FMA vs. Mul/Add)
- memory coalescing










Charlene Yang, Thorsten Kurth, Samuel Williams, "Hierarchical Roofline Analysis for GPUs: Accelerating Performance Optimization for the NERSC-9 Perlmutter System", Cray User Group (CUG), May 2019.



Example 2: XGC1, KNL






(Left) Hotspots for unoptimized XGC1 on 1024 Cori KNL nodes in Quad-Flat mode; (Right) Speedup in XGC1 Electron Push routine after back porting the optimizations made in ToyPush kernel





Example 2: ToyPush from XGC1





Force Kernel:

- close to vector add peak
- not much optimization done

Interpolate Kernel:

- L1 blocking, indirect memory access
- memory alignment, more efficient vectorization
- 10x speedup, closer to vector FMA peak

Search Kernel:

- multiple exits, simd private, enable vectorization
- 3x speedup, closer to L2 bandwidth roof
- Code is available at
- https://github.com/tkoskela/toypush






Example 3: conv2d from TensorFlow



Kernel tf.nn.conv2d



https://www.tensorflow.org




$$B_{nhwc} = \sum_{m=0}^{C-1} \sum_{k_h=0}^{K_H-1} \sum_{k_w=0}^{K_W-1} A_{n\,h+k_h\,w+w_h\,m} K_{k_h\,k_w\,m\,c}$$







Example 3: TF / Forward Pass









#Batch Size

- Constant performance(no!)
- FP16 performance anticorrelated with batch size
- Performance << TC peak
- Transformation kernels
- Low L2 locality

#Filters

- Low L2 data locality
- Some use of TC's (>FP16
 FMA)... partial TC ceiling

#Kernel Size


- Low L2 data locality
- Autotuner switched FP32 algorithm to FFT at 9x9
- Some use of TC's (>FP16
 FMA)... partial TC ceiling







Example 3: TF / Backward Pass









#Batch Size

 Autotuner chose different (better) algorithm for FP32 with batch size = 64 (boost)

#Filters

- o Close to FP16 TC peak
- Close to FP32 FMA peak

#Kernel Size

- Good FP32 performance trend (almost peak)
- Autotuner chose to run 9x9 FP16 in FP32 !!





2. Vendor Integration

Intel VTune, LIKWID, Intel Advisor, NVIDIA nvprof



















Way 1:

- Intel SDE for FLOPs (emulation)
- Intel VTune for DRAM bytes (HW counters)
- Runtime


- DRAM Roofline only
- Used by NESAP for Cori
 - NERSC Exascale Science Application Program
 - http://www.nersc.gov/users/application-performance/measuring-arithmetic-intensity/


















Way 2:

- LIKWID for FLOPs and bytes
 - Both are based on HW counters
- Runtime
- Hierarchical Roofline

- Limited by quality of HW counters
- High-level characterization, no callstack (need instrumentation)



https://github.com/RRZE-HPC/likwid








Way 3:

- Intel Advisor, Roofline feature
- Instrument applications automatically
 - one dot per loop nest/function
- FLOPs, bytes and runtime
- Hierarchical Roofline
- Integrates with other Advisor capabilities
- Benchmarks target system



Total Time: 7.580

Self Elapsed Time: 2.110 s

0x4107d1 492 mov %rsp, %rbp

Block 1: 146029716





0.010s

Arithmetic In

Total Time % Self Time


0.010s



New features in Intel Advisor 2019

(picture courtesy of Z. Matveev)

https://software.intel.com/en-us/intel-advisor-2019-release-notes







Data Collection on NVIDIA GPUs



- Still manual at this stage, but we have a recipe using nvprof.
- Runtime:
 - Internal timers or nvprof --print-gpu-trace
- · FLOPs:
- Bytes for different cache levels:
 - Bytes = (read transactions + write transactions) x transaction size
 - nvprof --metrics 'metric_name' e.g. gld/gst_transactions
- Hierarchical Roofline






The Rest of the Tree



Brings People Together

- NESAP
- · CRD
- Intel
- NVIDIA
- all HPCers







3. Performance Portability

Definition, Metric, Roofline, KNL, V100

















Introduction



- No consensus on the definition or metric for performance portability
- But Pennycook et~al... $\boldsymbol{\Phi}(a,p,\boldsymbol{H}) = \begin{cases} \frac{|\boldsymbol{H}|}{\sum_{i \in \boldsymbol{H}} \frac{1}{e_i(a,p)}} & \text{if i is supported, } \forall i \in \boldsymbol{H} \\ 0 & \text{otherwise} \end{cases}$
- Architectural Efficiency [Williams et al]

$$e_i(a,p) = \frac{P_i(a,p)}{\min(F_i, B_i \times I_i(a,p))}$$
Peak FLOP/s

Arithmetic Intensity
Peak Bandwidth







Bottleneck Changes



- Bottleneck shifts at nw = 2 on KNL vs. V100 (no-FMA performance)
- Easier to achieve no-FMA ceiling on V100 than KNL, due to higher ratio of instruction issue bandwidth vs. instruction execution bandwidth









Bottleneck Changes



- No FMA: performance portability consistently > 80%
- FMA: benefit is far less than 2x at high nw; architectural efficiency suffers (so does performance portability)
- Could regain some architectural efficiency if non-floating-point vector operations were considered

	Architectural Efficiency	nw = 1	nw = 2	nw = 3	nw = 4	nw = 5	nw = 6
	KNL	84.98%	77.50%	66.77%	55.28%	46.56%	39.65%
FMA	V100	97.36%	91.50%	76.70%	65.44%	65.07%	66.38%
	Performance Portability	90.76%	83.92%	71.39%	59.93%	54.28%	49.65%
	KNL	82.06%	72.95%	73.74%	78.72%	81.28%	82.81%
No-FMA	V100	92.88%	92.88%	97.43%	98.91%	1	99.73%
	Performance Portability	87.14%	81.72%	83.95%	87.67%	89.93%	90.49%





4. Energy Roofline

Performance, Power Consumption, Energy Efficiency




















Energy Roofline - GEMM





Cache-aware Roofline Models





- Power Consumption based on CARM
 - Relates Watts with FLOPs/bytes
 - Defines power envelope for different types of FP and memory operations

VERSION	OPTIMIZATION STRATEGY
1 Basic implementation: Row-major matrices	
2	Improved memory access by transposing B matrix
3, 4, 5	Blocking for caches: L3 (pt. 3), L2 (pt. 4) and L1 (pt. 5)
6	Highly optimized Intel MKL implementation












Energy Roofline - Use Cases




Application Characterization









Online Monitoring












5. Scaling Trajectories

What's causing bad scaling from Roofline point of view?


















Roofline Scaling Trajectories



- We often plot performance as a function of thread concurrency
 - Carries no insight or analysis
 - Provides no actionable info








Roofline Scaling Trajectories



- We often plot performance as a function of thread concurrency
 - Carries no insight or analysis
 - Provides no actionable information.
- Use Roofline to analyze thread (or process) scalability
 - 2D scatter plot of performance as a function of intensity and concurrency
 - Identify loss in performance due to increased cache pressure (data movement)

roofline_summary_sp_lbl







6. Mixed Precision

FP64, FP32, FP16, CPU, GPU


















Mixed Precision



Benefits of reduced/mixed precision:

- From FP64 to FP32
 - 2x due to bandwidth savings or compute unit availability
 - similar for network communication
- More support on modern architectures
 - ~15x FP16 over FP64 for some ops

NESAP collaboration with CRD (Costin lancu) and NVIDIA (Chris Newburn)







7. Instruction Roofline

FLOP, INTOP, IPC


















Instruction Roofline



- FP instructions can be the minority in many HPC codes
- Emerging domains have ~no FP
 - o Graphs
 - Hash tables
 - Bloom filters
 - Searches
- FLOPs is agnostic of precision, scalar/vectors/tensors, ...
- Instruction Roofline



Arithmetic Intensity (FLOP:Byte -> VUOP:Byte)





Instruction Roofline



FLOPs-based Roofline

- FMA doesn't change Arithmetic
 Intensity (FMA == FMUL+FADD)
- Vectors/tensors don't change Arithmetic Intensity
- Vector integer operations don't change Arithmetic Intensity
- Reducing precision (64b, 32b, 16b)
 increases Arithmetic Intensity
- Tells us about <u>performance</u>

VUOPs-based Roofline

- FMA cuts Arithmetic Intensity in half (half the number of VUOPS)
- vectors/tensors reduce Arithmetic
 Intensity (SIMD cuts VUOPS by 8x)
- Vector integer operations
 increases Arithmetic Intensity
- Changing precision doesn't change Arithmetic Intensity
- ➤ Tells us about VPU/pipeline utilization and bottlenecks





8. Empirical Roofline Toolkit (ERT)

Machine Characterization, Peak FLOP/s, Bandwidths

















Empirical Roofline Toolkit (ERT)




Theoretical compute ceiling on KNL:

64 cores \times 8 DP/vector \times 2 FLOPs/FMA \times 2 vectors \times 1. 2 GHz = 2. 46 TFLOP/s

Theoretical compute ceiling on V100:


80 SMs \times 32 FP64 cores/SM \times 2 FLOPs/FMA \times 1. 53GHz = 7.83 TFLOP/s



Empirical Roofline Toolkit (ERT)



- ERT can't detect all the ceilings yet IN DEVELOPMENT!
 - Haswell/KNL: L1, L2, L3/HBM, DDR
 - V100: L2, HBM, DDR
- Our goal is to incorporate
 - the full memory hierarchy
 - instruction mix (e.g. FMA/no-FMA)
 - data type (e.g. FP64, FP32, FP16)
 - compute units(e.g. CPU/CUDA core/Tensor core)
- Ceilings can be omitted if irrelevant







Closing

















The Roofline Tree is Flourishing



LBNL CRD Roofline Research:

https://crd.lbl.gov/departments/computer-science/PAR/research/roofline/publications/



Collaborate with us!





Acknowledgement



- This material is based upon work supported by the Advanced Scientific Computing Research Program in the U.S. Department of Energy, Office of Science, under Award Number DE-AC02-05CH11231.
- This material is based upon work supported by the DOE RAPIDS SciDAC Institute.
- This research used resources of the National Energy Research Scientific Computing Center (NERSC), which is supported by the Office of Science of the U.S. Department of Energy under contract DE-AC02- 05CH11231.







Thank You



