
Quantitatively Assessing Performance Portability with Roofline

### IDEAS Jan 23 2019



#### John Pennycook, Charlene Yang, Jack Deslippe john.pennycook@intel.com, cjyang@lbl.gov, jrdeslippe@lbl.gov









#### **NERSC: Mission HPC for DOE Office of Science**






Office of Science


Largest funder of physical science research in U.S.



Bio Energy, Environment




Particle Physics, Astrophysics




Computing

**Nuclear Physics** 



Materials, Chemistry, Geophysics



Fusion Energy, Plasma Physics

7,000 users, 750 projects, 700 codes, 48 states, 40 countries, universities & national labs







How to Enable NERSC's diverse community of 7,000 users, 750 projects, and 700 codes to run on advanced architectures like Cori (KNL), Perlmutter (GPUs) and Beyond





#### What was different about Cori?



Edison ("Ivy Bridge):

- 24 physical cores per node
- 2.4 3.2 GHz
- 8 double precision ops/cycle
- 64 GB of DDR3 memory (2.5 GB per physical core)
- ~100 GB/s Memory Bandwidth
- L1/L2/L3 Caches

Cori ("Knights Landing"):


- 68 physical cores per node
- 1.4 1.6 GHz
- 32 double precision ops/cycle
- 16 GB of fast memory 96GB of DDR4 memory
- Fast memory has 400 500 GB/s
- L1/L2 Cache, No L3 Cache





GPU-accelerated and CPU-only nodes meet the needs of large scale simulation and data analysis from experimental facilities

NERSC's Goal is to provide a transition path from Cori to Perlmutter to NERSC-10









Science teams need a simple way to wrap their heads around performance and (performance portability) when main focus is scientific productivity:

- 1. Need a sense of absolute performance when optimizing applications.
- How Do I know if My Performance is Good?
- Why am I not getting peak performance advertised
- How Do I know when to stop?

#### 2. Many potential optimization directions:

- How do I know which to apply?
- What is the limiting factor in my app's performance?
- Again, how do I know when to stop?

#### 3. How improve performance portably?

- Users are scientists. Have accounts on many system. Don't want yearly rewrite





#### **Energy-Efficient Processors Have Multiple Hardware Features** to Optimize Against:

**Framing the Optimization Conversation** 

- Many (Heterogeneous) Cores
- **Big WARPS/Vectors** -
- New ISA
- **Multiple Memory Tiers** -

#### It is easy for users to get bogged down in the weeds:

- How do you know what KNL hardware feature to target? -
- How do you know how your code performs in an absolute sense and when to stop?


#### **Optimizing Code for Cori/Perlmutter is Like:**

A Staircase ?

**B** Labyrinth ?


**C Space Elevator?** 












#### **Evolution of The Story**





**Office of ENERGY** Office of Science





Everyone knows **"roughly"** what performance portability is. But, in order to make progress, **it pays to be precise and quantifiable** 

#### DOE SC Facility Definition

An application is performance portable if it achieves a consistent ratio of the actual time to solution to either the best-known or the theoretical best time to solution on each platform with minimal platform specific code required.







#### **Bad Ways**

- 1. Compare time-to-solution on one system vs another.
- 2. Compare ratio of actual app performance to peak system performance

#### Good Ways

- 1. Compare time-to-solution on each system against a well-known optimal implementation
- 2. Compare performance on each system against a relevant roofline-model ceiling on each system (We've included instructions for KNL and GPU)








**Focus:** Architectural Efficiency  $e_i(a, p)$  and Roofline  $F_i$  Peak GFLOP/s,  $B_i$  Peak Bandwidth,  $I_i(a, p)$  Arithmetic Intensity (AI)

$$\boldsymbol{\Phi}(a, p, \boldsymbol{H}) = \begin{cases} |\boldsymbol{H}| \\ \overline{\sum_{i \in \boldsymbol{H}} \frac{1}{e_i(a, p)}} \\ 0 & \text{otherwise} \end{cases} \text{ if } i \text{ is supported, } \forall i \in \boldsymbol{H}$$

#### **Three Messages:**

Office of Science

- Use empirical Roofline ceilings
- Appropriately account for divides in FLOPs
- Roofline can capture nuances of performance analysis such as changes in AI, instruction mix, instruction issue/exec bandwidth, memory access pattern, etc





# **A Primer on Roofline**




• An application's maximum attainable performance on a machine is:

 $P_{attainable} = \min(F, B \times I)$ 

- F: peak FLOP/s
- B : peak bandwidth
- I : arithmetic intensity (AI) = FLOPs / Bytes
- Hierarchical Roofline

Office of Science

- DRAM/HBM/L2/L1 bandwidths
- vector/scalar/etc compute peaks
- Log-Log scale, easy to extrapolate




# **How to Collect Roofline Data**



- Methodology to build a Roofline for an application
  - Measure empirical compute and bandwidth ceilings:
    - Empirical Roofline Toolkit (ERT)
    - https://bitbucket.org/berkeleylab/cs-roofline-toolkit/
  - Measure application performance:
    - SDE and LIKWID on KNL
    - NVPROF on V100

Office of Science


 $\begin{array}{l} \text{Arithmetic Intensity} = \frac{\text{SDE or } nvprof \text{ FLOPs}}{\text{LIKWID or } nvprof \text{ Data Movement}} \\ \text{(X coordinate: FLOPs/Byte)} \end{array}$   $\begin{array}{l} \text{Application Performance} = \frac{\text{SDE or } nvprof \text{ FLOPs}}{\text{Runtime}} \\ \text{(Y coordinate: GFLOP/s)} \end{array}$ 



## How to Plot Roofline Data




- Use Python, gnuplot, or other tools to plot Roofline
  - Example: plot\_roofline.py data.txt
  - https://github.com/cyanguwa/nersc-roofline/tree/master/Plotting



# **Message 1: Empirical vs. Theoretical**



- Discrepancy between empirically measured peaks and arch specs
- You may be closer to the 'realistic' performance bounds than you think you are!





- Operations such as div, exp, log and trigonometric functions usually take more than one instructions
- Gap between canonical and empirical FLOPs:
  - Empirical: each divide counts as multiple FLOPs
  - Canonical: each counts as 1 FLOP







- Operations such as div, exp, log and trigonometric functions usually take more than one instructions
- GPP (General Plasmon Pole) kernel from BerkeleyGW (Material Science)
  - Tensor-contraction, abundant parallelism, large reductions
  - Low FMA counts, divides, complex double data type

do band = 1, nbands	#threadblocks			
do igp = 1, ngpown				
<mark>do</mark> ig = 1, ncouls	#threads			
do iw = 1, nw	#unrolled			
compute; reductions				








Highly parameterizable:

- Varying **nw** from 1 to 6 to increase arithmetic intensity
  - increasing FLOPs, same HBM data movement











#### Highly parameterizable:

Office of Science

- Varying **nw** from 1 to 6 to increase arithmetic intensity
  - increasing FLOPs, same HBM data movement
- Striding ig loop to analyze impact of strided memory access
  - Split ig loop to two loops and place the 'blocking' loop outside











- Gap between canonical and empirical FLOPs:
  - Empirical: each divide counts as multiple FLOPs
  - Canonical: each counts as 1 FLOP

Count	KNL			V100			
(GFLOPs)	nw = 1	nw = 3	nw = 6	nw = 1	nw = 3	nw = 6	
Canonical	921.4	2354.7	4504.6	895.8	2329.1	4350.9	
Empirical	1055.8	2834.5	5502.7	1151.6	3096.8	5886.5	
Difference	15%	20%	22%	29%	33%	35%	

- Kernel performance will move diagonally up!
  - Increased GFLOP/s and arithmetic intensity (FLOPs/Byte)






Science



• Your code may be in a different regime or closer to the ceiling than you realize!







Again, test with different variants of the GPP kernel:

- Vary AI by varying **nw** from 1 to 6
- Enable/Disable FMA by compiling with -fmad=true/false
- Change memory access pattern by striding the ig loop

#### Platforms: Intel KNL and NVIDIA V100


Architectural Efficiency
$$\rightarrow$$
Performance Portability Score $e_i(a,p) = \frac{P_i(a,p)}{\min(F_i, B_i \times I_i(a,p))}$  $\Phi(a,p,H) = \begin{cases} \frac{|H|}{\sum_{i \in H} \frac{1}{e_i(a,p)}} & \text{if } i \text{ is supported, } \forall i \in H \\ 0 & \text{otherwise} \end{cases}$ 







- Varying AI: bottleneck shifts at nw = 2 from KNL to V100
- Easier to achieve no-FMA ceiling on V100 than KNL
  - KNL issues 2 instr./cycle and executes 2 instr./cycle
  - V100 issues 4 warps/cycle and executes 1 warp/cycle (32 FP64 cores)





• With increasing nw (and AI):

Office of Science


- No-FMA performance portability score is consistently > 80%
- FMA benefit is far less than 2x at high *nw*'s. Architectural efficiency suffers and so does performance portability.
- At high *nw*'s, increasing FMA instruction percentage is key on both platforms!

	Architectural Efficiency	nw = 1	nw = 2	nw = 3	nw = 4	nw = 5	nw = 6
No-FMA	KNL	82.06%	72.95%	73.74%	78.72%	81.28%	82.81%
	V100	92.88%	92.88%	97.43%	98.91%	1	99.73%
	Performance Portability	87.14%	81.72%	83.95%	87.67%	89.93%	90.49%
FMA	KNL	84.98%	77.50%	66.77%	55.28%	46.56%	39.65%
	V100	97.36%	91.50%	76.70%	65.44%	65.07%	66.38%
	Performance Portability	90.76%	83.92%	71.39%	59.93%	<b>54.28%</b>	49.65%





- Strided memory access pattern
  - Transaction size: 64B on KNL vs. 32B on V100
  - Data: 16B per complex number





- With increasing stride size
  - GPP becomes more and more bandwidth bound on both architectures, eventually all saturating HBM
- Even though performance in GFLOP/s drops, architecture efficiency grows and so does performance portability score.
- Stride-n performance is bound by a lower ceiling than stride-1 performance.

Architectural Efficiency	Original	Stride 2	Stride 4	Stride 8	Stride 16
KNL	38.40%	75.24%	98.39%	99.20%	98.00%
V100	65.64%	85.43%	98.81%	99.89%	-
Performance Portability	48.46%	80.01%	98.60%	99.55%	-





## **Summary and Conclusions**



- Why performance portability is important and past attempts to define it and quantify it → PP Metric proposed by Pennycook *et al.*
- Methodology to collect Roofline data for performance port analysis
- Roofline is very powerful in capturing nuances of performance analysis such as changes in AI, instruction mix, instruction issue/exec bandwidth and memory access pattern.
- It is imperative to use empirical Roofline ceilings, account for complex instructions such as divides appropriately, and select relevant ceilings to compare performance with, in order to assess architectural efficiency more accurately and also perform performance portability analysis more accurately.









- S. Williams, A. Waterman, and D. Patterson, "Roofline: An insightful visual performance model for multicore architectures," Communications of the ACM, vol. 52, no. 4, pp. 65–76, 2009.
- 2. S. J. Pennycook, J. D. Sewall, and V. W. Lee, "A metric for performance portability," arXiv:1611.07409, 2016.
- 3. S. J. Pennycook, J. D. Sewall, and V. W. Lee, "Implications of a metric for performance portability," Future Generation Computer Systems, 2017.
- 4. C. Yang, R. Gayatri, T. Kurth, P. Basu, Z. Ronaghi, A. Adetokunbo, B. Friesen, B. Cook, D. Doerfler, L. Oliker, J. Deslippe, and S. Williams, "An Empirical Roofline Methodology for. Quantitatively Assessing Performance Portability," P3HPC workshop, 2018.
- 5. S. Williams, and T. Koskela, "Using the Roofline Model and Intel Advisor," IDEAS webinar, Aug 16 2017.









### Thank You!



