GPU programming models

NERSC Perlmutter training

Brandon Cook
CPU

Optimized to reduce latency

Serial work

Few threads with high frequency

Large amount of memory, but slow

GPU

Optimized for throughput

Parallel work

Many threads

Smaller memory capacity, but faster
General principles for CPU + GPU

Offload parallel work to GPU (device)

Keep latency sensitive serial work on the CPU (host)

Keep data where it used (on device or host)
GPU programming models

Multiple options for compiled languages (i.e. C, C++, Fortran)

Python, ML/AI covered in after the break today
GPU Programming models landscape

Ease of use / level of control vs. Portability

- **F**
- **C++**
- **OpenMP**
- **OpenACC**
- **SYCL**
- **NVIDIA CUDA**
CUDA

Native model for NVIDIA GPUs

Reference point for other models

- Full control
- Maximum performance possible
- Not portable (NVIDIA only)
- Verbose
CUDA - kernels

// Kernel definition
__global__ void VecAdd(float* A, float* B, float* C)
{
    int i = threadIdx.x;
    C[i] = A[i] + B[i];
}

int main()
{
    ...
    // Kernel invocation with N threads
    VecAdd<<<1, N>>>(A, B, C);
    ...
}

CUDA C++ extends C++ by allowing the programmer to define C++ functions, called kernels, that, when called, are executed N times in parallel by N different CUDA threads, as opposed to only once like regular C++ functions.

A kernel is defined using the __global__ declaration specifier and the number of CUDA threads that execute that kernel for a given kernel call is specified using a new <<<...>>> execution configuration syntax (see C++ Language Extensions). Each thread that executes the kernel is given a unique thread ID that is accessible within the kernel through built-in variables.

- CUDA C Programming Guide

CUDA - thread hierarchy

Each kernel consists of a grid

A grid consists of blocks and can be 1, 2 or 3 dimensional

A block consists of threads and can be 1, 2 or 3 dimensional

<<<blocks, threads_per_block>>> blocks, threads_per_block is either int or dim3
CUDA - memory hierarchy
CUDA resources

CUDA C++ programming guide
Recommended reading no matter the programming language/model you intend to use

NVIDIA blog and GTC talks/slides
https://developer.nvidia.com/blog

Tip: There is a lot of CUDA content available, check the dates since CUDA has evolved over the years with added features and relaxed restrictions!
C++ based “frameworks”

Cross platform abstraction layers

Modern C++

Target accelerators and CPUs from multiple vendors

<table>
<thead>
<tr>
<th>Pro</th>
<th>Con</th>
</tr>
</thead>
<tbody>
<tr>
<td>Powerful abstractions</td>
<td>Requires “buy in”</td>
</tr>
<tr>
<td>Integrated tools/ libraries</td>
<td>learning curve</td>
</tr>
<tr>
<td>Portability</td>
<td>Vendor support and ecosystem maturity</td>
</tr>
</tbody>
</table>
kokkos

an “Ecosystem” with programming model, memory abstractions, math kernels, tools, etc

SYCL™ (pronounced ‘sickle’)

a cross-platform abstraction layer that enables code for heterogeneous processors to be written using C++ with the host and kernel code for an application contained in the same source file
billed as an “Ecosystem” with programming model, memory abstractions, math kernels, tools, etc

ECP funded project, multiple DOE labs contributing
  - NERSC has staff members contributing

https://github.com/kokkos
  - extensive tutorials, examples, etc available

Kokkos 3: Programming Model Extensions for the Exascale Era
10.1109/TPDS.2021.3097283
Kokkos abstractions

- **Views**
  - like a shared_ptr to multidimensional data in a “MemorySpace”
  - with a “Layout” i.e., which index is fast

- **Memory spaces**
  - Where data is stored

- **Execution spaces**
  - Where code is run
Vector Addition Kokkos

- Accessing everything through views
- “Basic” usage of Kokkos
  - default memory and execution space selected at compile time
- While it doesn’t matter with a 1d case the view abstraction hides the layout of data in memory which allows
  - good cache utilization on CPU
  - coalescing on GPU

```cpp
#include <cmath>
#include <iostream>
#include <vector>
#include <Kokkos_Core.hpp>

int main(int argc, char *argv[]) {
  Kokkos::initialize(argc, argv);
  {
    int n = 100000;
    Kokkos::View<double *> a("a", n), b("b", n), c("c", n);
    std::cout << "Kokkos execution space: " << Kokkos::DefaultExecutionSpace::name() << std::endl;
    Kokkos::parallel_for("initialize", n, Kokkos::LAMBDA(size_t const i) {
      auto x = static_cast<double>(i);
      a(i) = sin(x) * sin(x);
      b(i) = cos(x) * cos(x);
    });
    Kokkos::parallel_for("xpy", n, Kokkos::LAMBDA(size_t const i) { c(i) = a(i) + b(i); });
    double sum = 0.0;
    Kokkos::parallel_reduce("sum", n, Kokkos::LAMBDA(size_t const i, double &sum) { sum += c(i); }, sum);
    std::cout << "sum = " << sum / n << std::endl;
  }
  Kokkos::finalize();
  return 0;
}
```
a cross-platform abstraction layer that enables code for heterogeneous processors to be written using C++ with the host and kernel code for an application contained in the same source file (pronounced ‘sickle’)

- A100 support under active development
- DPC++ is native model for Aurora @ ALCF  
  - supported by Intel
- Support from NERSC and Codeplay is available
- Modern C++
- Familiar to OpenCL developers
SYCL, OpenCL and SPIR-V, as open industry standards, enable flexible integration and deployment of multiple acceleration technologies.

SYCL enables Khronos to influence ISO C++ to (eventually) support heterogeneous compute.

Reference: https://www.khronos.org/sycl/

Multiple Backends in Development
SYCL beginning to be supported on multiple low-level APIs in addition to OpenCL
e.g., ROCm and CUDA
For more information: http://sycl.tech
NERSC and ALCF are working with Codeplay to enable this on A100

Reference: https://www.khronos.org/sycl/
• project targeting open-source LLVM based support for A100
  o Perlmutter and ThetaGPU
  o other platforms with A100 ie DGX
• LLVM CUDA backend support for SYCL2020
  o Unified Shared Memory, unnamed lambdas, reductions, subgroups, and more
• Extensions for A100 performance in development
  o Tensor Core APIs/ Types
  o Asynchronous copy and barriers
Vector Addition
SYCL with Buffers

- Familiar to OpenCL devs
- Buffers + Accessors allow compiler to infer dependencies and data movement
- Nice idea, but similar amount of tedium as “traditional” CUDA for complex data structures
#include `<CL/sycl.hpp>
#include `<cmath>
#include `<iostream`

namespace sycl = cl::sycl;

int main() {
    const int n = 100000;
    const sycl::range<1> m{n};
    sycl::queue q{sycl::gpu_selector{}};
    double *a = sycl::malloc_shared<double>(n, q);
    double *b = sycl::malloc_shared<double>(n, q);
    double *c = sycl::malloc_shared<double>(n, q);
    for (size_t i = 0; i < n; i++) {
        a[i] = sin(i)*sin(i);
        b[i] = cos(i)*cos(i);
    }
    q.submit([&](sycl::handler &h) {
        h.parallel_for<class xpy>(m, [=](sycl::id<1> i) { c[i] = a[i] + b[i]; });
    });
    q.wait();
    double sum = 0.0;
    for (size_t i=0; i<n; i++) sum += c[i];
    std::cout << "sum = " << sum/n << std::endl;
    return 0;
}
SYCL @ NERSC

A100 via LLVM available now!
(Perlmutter modulefile coming soon)

We want to hear from you!

- #sycl in NERSC User slack
- help.nersc.gov
do concurrent (i=1:n)
    y(i) = a*x(i) + y(i)
end do

A = matmul(B,C)
Parallel STL

With C++17 comes with several parallel algorithms:

- transform, reduce, for_each_n, ...

See:

- `<numeric>`
- `<algorithm>`
- `<execution>`

Compiler support for this is emerging, nvc++ in particular can generate GPU accelerated code

Adding two vectors with stdpar

```cpp
#include <cmath>
#include <numeric>
#include <vector>
#include <iostream>
#include <execution>
#include <algorithm>

int main() {
    int n = 100000;
    std::vector<double> a(n), b(n), c(n);

    for (size_t i = 0; i < n; i++) {
        a[i] = sin(i)*sin(i);
        b[i] = cos(i)*cos(i);
    }

    std::transform(std::execution::par_unseq, a.begin(), a.end(), b.begin(), c.begin(), [] (double x, double y) { return x + y; });

    auto sum = std::reduce(std::execution::par_unseq, c.begin(), c.end());
    std::cout << "sum = " << sum << std::endl;

    return 0;
}
```

Currently a simple case like adding two vectors in parallel does not require anything more than C++ and a compiler that supports parallel STL:

```
nvc++ -stdpar vecadd.cpp
```

Useful things for Science
(and to watch for in the future)

<atomic>, std::atomic_ref
std::barrier
<ranges>
zip_iterator - today in thrust, boost
counting_iterator - for now write your own, soon iota
mdspan - C++23 (maybe) - https://github.com/kokkos/mdspan

OpenMP programming model
Presented by Chris Daley
OpenMP for CPUs and GPUs

• OpenMP is a set of directives and APIs to parallelize C, C++ and Fortran applications

• Many NERSC codes use OpenMP on the CPU:

```c
#pragma omp parallel for
for (int i=0; i<N; ++i) x[i] += 1.0;
```

• This presentation will show you how to use OpenMP on the GPU
OpenMP thread hierarchy for GPUs

```plaintext
#pragma omp target

#pragma omp teams

League of N teams

#pragma omp parallel

Team 0
M threads

Team 1
M threads

Team 2
M threads
```

Execute code on device

Create coarse-grained parallelism appropriate for GPUs
Comparison to CUDA thread hierarchy

CUDA grid of thread blocks

1 CUDA thread block = 1 OpenMP team
Workshare with “distribute”

```c
#pragma omp teams distribute
for (int j=0; j<N; ++j)
```

1 CUDA thread = 1 OpenMP thread
Workshare with “for/do”

```c
#pragma omp parallel for
for (int i=0; i<N; ++i)
```
Getting data to/from the GPU

- The CPU and GPU have distinct memory spaces
- OpenMP manages the device data environment using a combination of implicit and explicit data management

Explicitly map the data buffer “x” to/from the GPU using the map clause:

```c
printf("%p\n", &x[0]); // CPU: e.g. prints 0x612710
#pragma omp target map(tofrom:x[:N])
{
    printf("%p\n", &x[0]); // GPU: e.g. prints 0x2aaae5afa000
}
```
Executing our simple example on the GPU

```c
int N = 16384;
double *x = malloc(N * sizeof(double));
for (int i=0; i<N; ++i) x[i] = 0.0;

#pragma omp target teams distribute parallel for map(tofrom:x[:N])
for (int i=0; i<N; ++i) x[i] += 1.0;
```

<table>
<thead>
<tr>
<th>Variable</th>
<th>Explanation of variable in device data environment</th>
</tr>
</thead>
<tbody>
<tr>
<td>x</td>
<td>Explicitly mapped variable of length N</td>
</tr>
<tr>
<td>N</td>
<td>Firstprivate scalar variable of value 16384</td>
</tr>
<tr>
<td>i</td>
<td>Private scalar variable which is uninitialized</td>
</tr>
</tbody>
</table>
Keeping data on the GPU

• The family of target data directives may be used to keep data on the GPU for multiple GPU kernels

```c
#pragma omp target enter data map(to:x[:N])

#pragma omp target teams distribute parallel for
for (int i=0; i<N; ++i) x[i] += 1.0; // GPU kernel #1

#pragma omp target teams distribute parallel for
for (int i=0; i<N; ++i) x[i] += 1.0; // GPU kernel #2

#pragma omp target exit data map(from:x[:N])
```

No maps needed!
Be aware that a map clause does not always cause data movement

- The OpenMP runtime reference counts mapped data
  - This avoids expensive data movement

```c
for (int i=0; i<N; ++i) x[i] = 0.0;
#pragma omp target enter data map(to:x[:N])
for (int i=0; i<N; ++i) x[i] = 2.0; // update on host
#pragma omp target map(to:x[:N])
{
    // Mistake: x[0] != 2.0 on device
}
```
Ensuring consistent data environments: method 1

- The `target update` directive transfers data between host and device data environments

```c
for (int i=0; i<N; ++i) x[i] = 0.0;
#pragma omp target enter data map(to:x[:N])
for (int i=0; i<N; ++i) x[i] = 2.0; // update on host
#pragma omp target update to(x[:N]) ✓
#pragma omp target
{
    // Success: x[0] == 2.0 on device
}
```
Ensuring consistent data environments: method 2

- The **always** modifier in the map clause transfers data irrespective of the variable reference count

```c
for (int i=0; i<N; ++i) x[i] = 0.0;
#pragma omp target enter data map(to:x[:N])
for (int i=0; i<N; ++i) x[i] = 2.0; // update on host

#pragma omp target map(always, to:x[:N])
{
    // Success: x[0] == 2.0 on device
}
```
OpenMP GPU-offload on Perlmutter

• We recommend the NVIDIA compiler for C, C++ and Fortran OpenMP applications
  o The Clang compiler will be available soon on Perlmutter for C and C++ applications
• Please see “Building and running GPU applications on Perlmutter” slides on Day 1 (Jan 5 2022)
• Also see https://docs.nersc.gov/performance/readiness/#openmp
OpenMP “loop” directive for performance

- The “loop” directive workshares loop iterations and also asserts that loop iterations are independent
  - Can provide a performance advantage with the NVIDIA compiler, especially when there are multiple parallel loops

OpenMP-4.5:

```c
#pragma omp teams distribute
for (int j=0; j<N; ++j)
{
    #pragma omp parallel for
    for (int i=0; i<N; ++i)
    {
        x[j+N*i] += 1.0;
    }
}
```

OpenMP-5.0 loop:

```c
#pragma omp teams loop
for (int j=0; j<N; ++j)
{
    #pragma omp loop bind(parallel)
    for (int i=0; i<N; ++i)
    {
        x[j+N*i] += 1.0;
    }
}
```
An OpenMP Case Study with SU3 benchmark

• We achieved 97% of CUDA performance on an A100 GPU using OpenMP and the NVIDIA compiler

OpenMP steps:
1. Convert CUDA to OpenMP-4.5
2. Use the “loop” directive
3. Remove “num_teams” and “thread_limit” clauses
4. Simplify by automatically collapsing loops

From “Accelerating Applications for NERSC’s Perlmutter Supercomputer using OpenMP and NVIDIA HPC SDK. GPU Technology Conference (GTC)”, April 13 2021
OpenMP has some advantages over CUDA

- Portable to the CPU and other vendor’s GPUs
- Data management is simpler, especially when considering complicated data structures
- Loop iterations can be trivially workshared between threads
- Loops can be trivially fused using the collapse clause
- Data can be reduced over threads trivially using the reduction clause
A quick note about OpenACC

• OpenACC is an alternative directive-based approach
  o Similar directives, occasionally with a different name
• More restrictive programming approach than OpenMP, e.g. no thread ID and no thread synchronizations
  o The OpenMP “loop” directive provides similar restrictions
• Easier to get high performance than OpenMP, however, NERSC/NVIDIA have demonstrated that a suite of NERSC OpenMP applications achieve >= 90% of OpenACC performance:
  https://dl.acm.org/doi/10.1145/3458817.3476213
Questions

Google doc for questions

Check NERSC User slack for relevant channels
#mpi  #openmp  #kokkos  #sycl  #fortran  and more!

Get it touch with us via help.nersc.gov

Keep an eye out for events focused on specific models and toolchains!
https://www.nersc.gov/users/training/events/