Many-Cores for the Masses: Optimizing Large Scale Science Applications on Cori





Richard Gerber Jack Deslippe Douglas Doerfler

Intel HPC Developer Conference November, 2016





NERSC











NERSC: the Mission HPC Facility for DOE Office of Science Research





Largest funder of physical science research in U.S.



Particle Physics, Astrophysics

Bio Energy, Environment



Computing

Nuclear Physics



Materials, Chemistry, Geophysics



Fusion Energy, Plasma Physics

6,000 users, 700 projects, 700 codes, 48 states, 40 countries, universities & national labs





Office of

Science

Current Production Systems





Edison

5,560 Ivy Bridge Nodes / 24 cores/node 133 K cores, 64 GB memory/node Cray XC30 / Aries Dragonfly interconnect 6 PB Lustre Cray Sonexion scratch FS

Cori Haswell Nodes

1,900 Haswell Nodes / 32 cores/node 52 K cores, 128 GB memory/node Cray XC40 / Aries Dragonfly interconnect 24 PB Lustre Cray Sonexion scratch FS 1.5 PB Burst Buffer







Cori Xeon Phi KNL Nodes



Office of

Science

Cray XC40 system with 9,300 Intel Knights Landing compute nodes

68 cores / 96 GB DRAM / 16 GB HBM

Support the entire Office of Science research community

Begin to transition workload to energy efficient architectures

Data Intensive Science Support 10 Haswell processor cabinets (Phase 1) NVRAM Burst Buffer 1.5 PB, 1.5 TB/sec 30 PB of disk, >700 GB/sec I/O bandwidth

Integrated with Cori Haswell nodes on Aries network for data / simulation / analysis on one system









Science

Goal: Prepare DOE Office of Science users for many core

Partner closely with ~20 application teams and apply lessons learned to broad NERSC user community

NESAP activities include:





NESAP - NERSC Exascale Science Apps Program













Edison ("Ivy Bridge):

- 5576 nodes
- 12 physical cores per node
- 24 virtual cores per node
- 2.4 3.2 GHz
- 8 double precision ops/cycle
- 64 GB of DDR3 memory (2.5 GB per physical core)
- ~100 GB/s Memory Bandwidth

Cori ("Knights Landing"):

- 9304 nodes
- 68 physical cores per node
- 272 virtual cores per node
- 1.4 1.6 GHz
- 32 double precision ops/cycle
- 16 GB of fast memory 96GB of DDR4 memory
- Fast memory has 400 500 GB/s





Code Coverage in NERSC App Readiness





Espresso

M3D

BerkeleyGW





osiris S3D

WRF

ua xgc



Timeline







Optimizing Code For Cori is like:











Optimizing Code is hard....

It is easy to get bogged down in the weeds.

How do you know what part of an HPC system limits performance in your application?

How do you know what new KNL feature to target?

Will vectorization help my performance?

NERSC distills the process for users into 3 important points for KNL:

- 1. Identify/exploit on-node shared-memory parallelism.
- 2. Identify/exploit on-core vector parallelism.
- 3. Understand and optimize memory bandwidth requirements with MCDRAM



- Advancement of Intel tools (SDE, VTune, Advisor).

(Tutorial presented at IXPUG).

We are actively working with Intel on "co-design" of performance tools (Intel Advisor)

Optimization strategy around roofline model

Interaction with Intel staff at dungeon sessions

http://www.nersc.gov/users/application-performance/ measuring-arithmetic-intensity/

Using the Berkeley Lab Roofline Model to Frame Conversation With Users.

- ILP (HBM) 5 2 ---- - AVX (HBM) 100 - AVX (DDR) 5 -BGW (DDR) BGW (HBM) 10 0.01 2 2 2 5 01 5 10 5 100 Arithmetic Intensity

KNL Roofline Optimization Path

1000

GFLOP/s



have lead to:





BGW

Peark (HBM)

Peak (DDR)

Early KNL Single Node Results











NESAP Speedups



NESAP* Speedups









Speedup on KNL vs Haswell













NERSC





KNL AVX and FMA Speedups







WARP Example

PIC Code, Current Deposition and Field Gathering dominate cycles

Tiling Added in Pre-Dungeon Work

Vectorization added in dungeon work





(a) Haswell Roofline



(b) KNL Roofline

MFDN Example

Use case requires all memory on node (HBM + DDR)

Two phases:

Sparse Matrix-Matrix or Matrix-Vector multiplies
Matrix Construction (Not Many FLOPs).

Major breakthrough at Dungeon Session with Intel. Code sped up by > 2x in 3 days.

Working closely with Intel and Cray staff on vector version of construction phase. For example, vector popcount.



SPMM Performance on Haswell and KNL



BerkeleyGW Optimization Example

Optimization process for Kernel-C (Sigma code):

- 1. Refactor (3 Loops for MPI, OpenMP, Vectors)
- 2. Add OpenMP
- 3. Initial Vectorization (loop reordering, conditional removal)
- 4. Cache-Blocking
- 5. Improved Vectorization
- 6. Hyper-threading





Haswell Roofline Optimization Path







BerkeleyGW Example



Xeon Xeon Phi 7250

Early Cori at Scale Studies











What are the issues at scale?



- Cori is based on the Cray XC architecture and uses the Aries high-speed interconnect
- KNL performance per core is $\sim \frac{1}{3}$ that of a Haswell/Broadwell Xeon core
- Much of the communication stack, and in particular MPI, is done on the core
 - Cray MPI does support asynchronous progress with core specialization threads
 - Aries Block Transfer Engine also enables progress
 - Aries does have a Collective Engine to offload MPI collectives, including Barrier, small message Bcast, Allreduce, etc.
- Do we have to repartition our MPI+OpenMP codes differently when running on KNL vs Haswell?





What we are NOT going to present today



- Cori priorities are bringing Haswell to production and stabilizing the hardware after integration of HSW & KNL
- KNL NUMA cluster mode tradeoffs
 - E.g. Quad vs SNC2 vs SNC4
- KNL memory mode tradeoffs
 - E.g. MCDRAM vs Cache
- Highly optimized results
 - These are initial tests and observations





MPI Micro-benchmarks

Edison (Ivy Bridge) and Cori (KNL) 2 Nodes, 1 core per node Bandwidth

Point-to-point (pp) Streaming (bw) Bi-directional streaming (bibw)

Latency

Point-to-Point Data collected in quad, flat mode

KNL single core: Bandwidth is ~0.8x that of Ivy Bridge Latency is ~2x higher

Using OSU MPI benchmark suite: http://mvapich.cse.ohio-state.edu/ benchmarks/





But multi-core, high message rate traits are more interesting

In order to support many-core processors such as KNL, the NIC needs to support high message rates at all message sizes

Message rate benchmark at 64 nodes Plotting BW, more intuitive than rate 3D stencil communication 6 Peers per rank ranks per node varied from 1 to 64 Consulting with Cray, need to use hugepages to avoid Aries TLB thrashing Data collected in quad, cache mode

KNL vs Haswell:

- Haswell reaches 1/2 BW with smaller msg sizes
- Still optimizing tuning to resolve lower HSW BW at high rank counts

Using Sandia MPI benchmark suite: http:// www.cs.sandia.gov/smb/



How does all this translate to application performance?

MILC - Quantum Chromodyamics (QCD) code #3 most used code at NERSC NFSAP Tier 1 code Stresses computation and communication Weak and strong scaling needs MPI vs OpenMP tradeoff study 3 scales, 432, 864 and 1728 nodes Fixed problem, 72³x144 lattice Cori Speedup vs Edison 1.5x at 432 nodes 1.3x at 864 nodes 1.1x at 1728 nodes Data collected in quad, cache mode

Cori shows performance improvements at all scales and all decompositions



UPC Micro-benchmarks

Edison (Ivy Bridge) and Cori (KNL) UPC uni-directional "put" Bw "Get" characteristics are similar Data collected in quad, flat mode

Single core: Cori latency ~2x of Edison Cori bandwidth ~0.8x of Edison Same as MPI results Multi core: Similar BW profile at full core counts Peak message rate acheived at same message size (256 bytes)

Using OSU MPI benchmark suite: http://mvapich.cse.ohio-state.edu/ benchmarks/



Hipmer Micro-benchmarks

Hipmer is a De Novo Genome Assembly Code based on UPC Micro-benchmarks emulate key communication operators Random Get Traversal Construction Data collected in guad, cache mode

16 Nodes, 32 threads/node Higher avg. small message latency on KNL Similar avg. large message bandwidth



Parting observations



- Although we are in the early stages of bringing up Cori's KNL partition, it looks like codes will scale effectively to full size of the machine
- Individual core performance is lower, as expected, but aggregate performance is on par or better than Edison and Cori/Haswell
- Although we have not extensively compared the available clustering modes, we expect some combination of Quad/Flat and Quad/Cache to be used in early production





END, Thank you!









