Success Through Community

Richard Gerber NERSC HPC Department Head NERSC Senior Science Advisor President, Intel Xeon Phi Users Group

INTEL® HPC DEVELOPER CONFERENCE

"The only thing constant is change"

–Heraclitus of Ephesus







INTEL[®] HPC DEVELOPER CONFERENCE

Change was coming and we kept telling our 6,000 users it was so ...



Original data collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond and C. Batten Dotted line extrapolations by C. Moore

INTEL[®] HPC DEVELOPER CON

NERSC

NERSC User Survey 2013-14: Is Your Code Ready for Manycore?

Threading

Overall Complex memory hierarchy Vectorization

INTEL®

UEVELUPERCONFERENCE



HPC



2.4 Pflop Cray XC30 thrills NERSC's 6,000 users with 5,400 nodes, 100 GB/s memory bandwidth, and 2.4 GHz Intel Xeon "Ivy Bridge" processors, Cray Aries interconnect

"Edison is one of the best machines in the world," NERSC 2014 User Survey

2014 Top 500 Supercomputers

Rank	System	Processor	
1	Tianhe-2	Intel Xeon Phi	lightweight cores
2	Titan	NVIDIA K20x	lightweight cores
3	Sequoia	BG/Q	lightweight cores
4	K Computer	SPARC 64	
5	Mira	BG/Q	lightweight cores
6	Piz Daint	NVIDIA K20x	lightweight cores
7	Stampede	Intel Xeon Phi	lightweight cores
8	JUQUEEN	BG/Q	lightweight cores
9	Vulcan	BG/Q	lightweight cores
10	Cray CS-Storm	NVIDIA K40	lightweight cores



NERSC to Procure "Cori" a Knights Landing Based Cray XC Supercomputer

May 2, 2014 by Rob Farber - Leave a Comment

INTEL[®] HPC DEVELOPER CONFERENCE

30 PFlop System will be a boon to science because of new capabilities, but the Intel Xeon Phi many-core architecture will require a code modernization effort to use efficiently.

For the first time, NERSC's users will have lower singlethread performance in their next system.









NERSC's Challenge

Prepare NERSC's diverse community of 6,000 users, 750 projects, and 700 codes to use Cori's Intel Xeon Phi Knights Landing processors at high performance

Business as usual was over

Solution: Build a Connected Community



INTEL[®] HPC DEVELOPER CONFERENCE



Optimization of scientific applications Forum for free exchange of information and ideas Collaboration among community experts Independent projects, globally shared knowledge

Member Locations & Events



400+ members worldwide and growing!



Monthly Working Groups

General Optimization &Tuning



John Pennycook john.pennycook@intel.com





Georg Zitzlsberger georg.zitzlsberger@intel.com

MPI



Michael Lysaght michael.lysaght@ichec.ie

Join, attend and/or host a meeting!

www.ixpug.org/working-groups





BerkeleyGW Optimization Example

Sigma Optimization Process

- 1. Refactor (Create loops ready for OpenMP, vector optimizations)
- 2. Add OpenMP
- Initial Vectorization (loop reordering, conditional removal)
- 4. Cache-Blocking
- 5. Improved Vectorization
- 6. Hyper-threading



Optimization Step



We're published!

IXPUG

Application Performance on Intel Xeon Phi – Being Prepared for KNL and Beyond Richard A. Gerber, Kent Milfeld, Chris J. Newburn, and Thomas Steinke	304
A Comparative Study of Application Performance and Scalability on the Intel Knights Landing Processor <i>Carlos Rosales, John Cazes, Kent Milfeld, Antonio Gómez-Iglesias,</i> <i>Lars Koesterke, Lei Huang, and Jerome Vienne</i>	307
Application Suitability Assessment for Many-Core Targets Chris J. Newburn, Jim Sukha, Ilya Sharapov, Anthony D. Nguyen, and Chyi-Chang Miao	319
Applying the Roofline Performance Model to the Intel Xeon Phi Knights Landing Processor	339
Dynamic SIMD Vector Lane Scheduling	354
High Performance Optimizations for Nuclear Physics Code MFDn on KNL Brandon Cook, Pieter Maris, Meiyue Shao, Nathan Wichmann, Marcus Wagner, John O'Neill, Thanh Phung, and Gaurav Bansal	366
Optimization of the Sparse Matrix-Vector Products of an IDR Krylov Iterative Solver in EMGeo for the Intel KNL Manycore Processor <i>Tareq Malas, Thorsten Kurth, and Jack Deslippe</i>	378

INTEL[®] HPC DEVELOPER CONFERENCE

Michela Taufer • Bernd Mohr Julian M. Kunkel (Eds.)

High Performance Computing

-NCS 9945

ISC High Performance 2016 International Workshops ExaComm, E-MuCoCoS, HPC-IODC, IXPUG, IWOPH, P^3MA, VHPC, WOPSSS Frankfurt, Germany, June 19–23, 2016, Revised Selected Papers

Leadership



Leadership Board



President: Richard Gerber NERSC / Lawrence Berkeley National Laboratory



Jeanine Cook Sandia National Laboratories



Doug Doerfler NERSC / Berkeley Lab



Michael Lysaght Irish Centre for High-End Computing



Vice-President: Thomas Steinke Zuse Institute Berlin



David Martin Argonne National Laboratory



Kent Milfeld Texas Advanced Computing Center



Hai Ah Nam Los Alamos National Laboratory



Secretary: Melyssa Fratkin Texas Advanced Computing Center, The University of Texas at Austin

John Pennycook



Estela Suarez Jülich Supercomputing Center



Florian Wende Zuse Institute Berlin

Be Part of the Conversation, Join the Community That's Right for You



Meet them at the User Community Social

Tuesday, Nov 15 4:30pm - 6:00pm Intel SC16 Booth, #1819



Birds of a Feather Sessions

Optimizing Performance on Many-Core Processors: Unleashing the Power of the Intel[®] Xeon Phi and Beyond (KNL clustering/MCDRAM mode discussion)

Wednesday, Nov. 16

12:15pm-1:15pm



Omni-Path User Group (OPUG) Meeting

Thursday, Nov. 17, 2016

1:30pm-3:00pm

Room 155-A



INTEL[®] HPC DEVELOPER CONFERENC

Room 355-F

COMING TOGETHER IS A BEGINNING

KEEPING TOGETHER IS PROGRESS



WORKING TOGETHER IS SUCCESS

- Henry Ford



INTEL[®] HPC DEVELOPER CONFERENCE

Become a member! Host a regional meeting! http://ixpug.org



The Mission HPC Facility for DOE Office of Science Research



Office of Science

Largest funder of physical science research in U.S.



Bio Energy, Environment



Particle Physics, Astrophysics



Computing

Nuclear Physics



Materials, Chemistry, Geophysics



Fusion Energy, Plasma Physics

6,000 users, 700 projects, 700 codes, 48 states, 40 countries, universities & national labs