
Preparing Your Applications for Future NERSC Machines






Jack Deslippe NERSC User Services

10/8/2013








# What HPC Will Look Like at NERSC in 2017




















# **Disruptive changes are coming!**

- If you do nothing, your MPI-only code may run poorly on future machines.
- NERSC is here to help








Due primarily to power constraints, chip vendors are moving to "many-core" architectures:

Consumer/Server CPUs:	10's of Threads per Socket
Intel Xeon-Phi:	100's of Threads per Socket
NVIDIA GPUs:	1000's of Threads per Socket






No matter what chip architecture is in NERSC's 2017 machines, **compute nodes will have many compute units with shared memory**.

Memory per compute-unit is not expected to rise.

The only way that NERSC can continue to provide compute speed improvements that meet user need is by moving to "energy-efficient" architectures; tend to have lower clock-speeds, rely heavily on vectorization/SIMD.





















For the last decade, we've enjoyed massively parallel machines with MPI as the standard programming method for exposing parallelism between nodes.


To study larger physical systems of interest, and get the most out of HPC resources, **we now need to exploit "on-node" parallelism and manage memory effectively.** 

The recommended programming model for Edison is already MPI (between nodes) and OpenMP on node.



CPU MULTIPLE CORES

GPU THOUSANDS OF CORES












For the last decade, we've enjoyed massively parallel machines with MPI as the standard programming method for exposing parallelism between nodes.

To study larger physical systems of interest, and get the most out of HPC resources, **we now need to exploit "on-node" parallelism and manage memory effectively.** 

The recommended programming model for Edison is already MPI (between nodes) and OpenMP on node.

Porting to MPI+OpenMP on Edison, will position you for "many-core"








Xeon-Phi 100+ hardware threads







There is a another important form of on-node parallelism




Vectorization: CPU does identical operations on different data; e.g., multiple iterations of the above loop can be done concurrently.







There is a another important form of on-node parallelism



Vectorization: CPU does identical operations on different data; e.g., multiple iterations of the above loop can be done concurrently.

Intel Xeon Sandy-Bridge/Ivy-Bridge:4 Double Precision Ops ConcurrentlyIntel Xeon Phi:8 Double Precision Ops ConcurrentlyNVIDIA Kepler GPUs:32 SIMT threads







Compilers want to "vectorize" your loops whenever possible. But sometimes they get stumped. Here are a few things that prevent your code from vectorizing:


Loop dependency:

Task forking:





NERSC is committed to helping BES



Phase 1:


- → Identify major algorithms in the NERSC workload. Assigned 14 codes to represent class.
  - BES Codes:
    - Quantum ESPRESSO/BGW (DFT Proxy)
    - NWCHEM (Quantum Chemistry Proxy)
    - Amber (MD Proxy)
    - Zori (QMC Proxy)
- Profile OpenMP/MPI scaling and vectorization in key kernels on GPU testbed (dirac) and Xeon-Phi testbed (babbage).

## Phase 2:

- → Organize user training around OpenMP and vectorization.
- → Meet with key application developers / workshops
- → User accessible test-bed systems.










# NERSC is Here to Help



NERSC is kicking off an "Application Readiness" effort. Devoting significant staff effort to help users and developers port their codes to many-core architectures



Katerina Antypas (Co-Lead)



Woo-Sun Yang CAM (Proxy for CESM)



Nick Wright (Co-Lead) Amber (Proxy for



Jack Deslippe Quantum ESPRESSO / BerkeleyGW (Proxy for VASP, Abinit)



Harvey Wasserman SNAP (S<sub>N</sub> transport proxy)



Helen He WRF



Brian Austin Zori (Proxy for QWalk etc.)



Matt Cordery MPAS



Hongzhang Shan NWChem (Proxy for qchem, GAMESS)



Kirsten Fagnan Bio-Informatics



Aaron Collier Madam-Toast / Gyro




Hari Krishnan Vis.








# Case Study





















# Case Study: BerkeleyGW



#### **Description:**


A material science code to compute excited state properties of materials. Works with many common DFT packages.

#### **Algorithms:**

- FFTs (FFTW)
- Dense Linear Algebra (BLAS / LAPACK / SCALAPACK / ELPA)
- Large Reduction Loops.



Silicon Light Absorption vs. Photon Energy as Computed in BerkeleyGW











- **★** Big systems require more memory. Cost scales as  $N_{atm}^{2}$  to store the data.
- ★ In an MPI GW implementation, in practice, to avoid communication, data is duplicated and each MPI task has a memory overhead.
- ★ On Hopper, users often forced to use 1 of 24 available cores, in order to provide MPI tasks with enough memory. 90% of the computing capability is lost.












- 1. Refactor to create hierarchical set of loops to be parallelized via MPI, OpenMP and Vectorization and to improve memory locality.
- 2. Add OpenMP at as high a level as possible.
- 3. Make sure large innermost, flop intensive, loops are vectorized.





# Steps to Optimize BerkeleyGW on Xeon-Phi Testbed






- 1. Refactor to create hierarchical set of loops to be parallelized via MPI, OpenMP and Vectorization and to improve memory locality.
- 2. Add OpenMP at as high a level as possible.
- 3. Make sure large innermost, flop intensive, loops are vectorized.










- ★ Example problem cannot fit into memory when using less than 5 OpenMP threads per MPI task.
- ★ Conclusion: you need OpenMP to perform well on Xeon-Phi in practice





# Improvements for Many-Core improve your Code on Hopper.







# Improvements for Many-Core improve your Code on Hopper.

WFN IO

Inversion + Epsilon IO

Summation

Matrix El.

Chi




12 MPI Tasks/Node on Hopper

(Requires > 2GB per MPI Task).

Speed-Up on Hopper Largely


Due to Addition of OpenMP

Support



S. DEPARTMENT OF

Office of Science



Improving your code for advanced architectures can result in performance improvements on traditional architectures.

24 MPI Tasks Per Node.


Due to Vectorization and

addition of Parallel-IO


**Speed-Up on Hopper Largely** 





# **Conclusions and Lessons Learned**




















- → Disruptive Change is Coming!
- → NERSC is Here to Help
- → Good performance will require code changes
  - Identify more on-node parallelism
  - Ensure vectorization for critical loops
- → The code changes you make for many-core architectures will improve performance on all architectures.







But We Need Your Help Too....

Let us know the preparation status of the codes you use. Let us know which developers to get in touch with and what features are important to you.







# National Energy Research Scientific Computing Center





Hybrid OpenMP + MPI For Distributed FFTs in DFT Minimizes All-to-All Communication Costs








Figure courtesy of Andrew Canning. Test on Jaguar, OLCF.





**Blank Content** 



