NERSCPowering Scientific Discovery Since 1974

Timeline and Updates

CDT 1.10 was set to default on 11/27/13

November 27, 2013 | 0 Comments

During today's maintenance, we upgraded the Cray Developer Toolkit (CDT) version to 1.10 on Edison. These are the new default now:

cce/8.2.1
atp/1.7.0
cray-lgdb/2.2.2
cray-libsci/12.1.2
cray-mpich/6.1.1
cray-parallel-netcdf/1.3.1.1
cray-shmem/6.1.1
craype/2.01
craypkg-gen/1.0.0

0 comments | Read the full post

Edison processor information is no longer under NDA

September 11, 2013 | 0 Comments

Ivy Bridge was announced  by Intel on 9/10/2013. There are no more Intel restrictions on making Edison processor information public.   However,  any performance information should not be published without consent from Cray and NERSC until the machine is accpeted.

0 comments | Read the full post

All users access the Phase II system

August 27, 2013 | 0 Comments

As of 8/26/2013, all users are enabled on the Phase II system.

0 comments | Read the full post

Early users access the Phase II system

August 1, 2013 | 0 Comments

Early users are enabled on the Edison Phase II system.

0 comments | Read the full post

Edison batch system is up and running

July 25, 2013 | 0 Comments

Edison batch system is up and running. Cray benchmark team and NERSC staff have started running jobs on the system.

0 comments | Read the full post

1 2