NERSCPowering Scientific Discovery Since 1974

ISC16 IXPUG Performance Workshop

Materials from NERSC presentations at the ISC Workshop "Application Performance on Intel Xeon Phi –
Being Prepared for KNL and Beyond" presented by the Intel Xeon Phi Users Group.

  Applying the Roofline Performance Model to the Intel Xeon Phi Knights Landing Processor

Download File: 03-NERSC-Doerfler-Roofline.pdf | pdf | 597 KB

  Optimizing Wilson-Dirac Operator and Linear Solvers for KNL

  High performance optimizations for nuclear physics code MFDn on KNL

Download File: 06-NERSC-Cook-MFDn-on-KNL.pdf | pdf | 3.6 MB

  Optimizing SpMV and IDR Krylov solver in EMGeo for Intel KNL

  Porting the MIMD Lattice Computation (MILC) Code to the Intel Xeon Phi Knights Landing Processor

Download File: 14-NERSC-Doerfler-MILC.pdf | pdf | 395 KB